

# Development of Ionizing Radiation Detectors Integrated with Readout Electronics

Dariusz Obrębski

ICs and Systems Design Department  
Instytut Technologii Elektronowej  
Warsaw, Poland  
obrebski@ite.waw.pl

Andrzej Szymański

ICs and Systems Design Department  
Instytut Technologii Elektronowej  
Warsaw, Poland  
aszym@ite.waw.pl

Jacek Marczewski

Division of Silicon Microsystem and Nanostructure  
Technology  
Instytut Technologii Elektronowej  
Warsaw, Poland  
jmarcz@ite.waw.pl

Daniel Tomaszewski

Division of Silicon Microsystem and Nanostructure  
Technology  
Instytut Technologii Elektronowej  
Warsaw, Poland  
dtomasz@ite.waw.pl

Janusz Pieczyński

Institute for Microelectronic Circuits and Systems IMS  
Fraunhofer Institute  
Duisburg, Germany  
Janusz.Pieczynski@ims.fraunhofer.de

Mirosław Grodner

ICs and Systems Design Department  
Instytut Technologii Elektronowej  
Warsaw, Poland  
mgrodner@ite.waw.pl

**Abstract**—This paper summarizes work performed in ITE on development of ionizing radiation detectors integrated on-chip with readout electronics. First, the construction of such detectors will be presented in brief, together with the main features of non-typical silicon process deployed, then the test structures sent for prototyping will be discussed in detail.

**Index Terms**—readout electronics, ASIC, SOI, ionizing radiation detectors

## I. INTRODUCTION

The main objective of presented work was to integrate in one monolithic integrated circuit the ionizing radiation detectors with dedicated readout electronics. This work can be considered as follow-up of previously performed research [1,2]. In previous solutions based on modification of ITE proprietary silicon process using the SOI substrates, detecting junctions were manufactured below the buried oxide (BOX) in some kind of crater etched through the device layer. Relatively large dimensions of the crater resulted in the low level of layout compaction and in significant parasitic distributed capacitance. An important disadvantage of that solution was the influence of high voltage applied to cause the full depletion of detecting diodes to the readout electronics located in device layer - the back-gate effect in transistors. This can be minimized by utilization of thick device layer allowing use of classical bulk transistors, but in this case another negative influence is caused by P wells touching the BOX and changing the potential distribution under them, what interferes

the charge collection process. The remedy is deployment of SOI substrates with extremely thick device layer (to prevent the wells from touching the BOX). Such a solution, however, is hardly compatible with any foundry standard process. [2]. In discussed work an advanced silicon process, namely H035 from Fraunhofer Institute for Microelectronic Circuits and Systems IMS, Duisburg, was used for non-typical purpose to provide the vertical integration of detecting junctions and readout electronics. As one option of this process the high-energy Boron implantation is deployed to manufacture the P-type area directly beneath the BOX, and W-plug contacts are used to connect it to the rest of the circuit located in device layer. This kind of junction (P+ implantation and n type, preferably high-resistive for detectors, handling wafer) was developed for the purpose of shielding the low-voltage sensitive electronics from the influence of HV devices integrated into the IC. For that reason this high-energy doping process layer is named as SHIELD implantation. The main idea of discussed solution was to use the SHIELD implantation in non-typical way – to deploy it for building the detecting junctions – pixels. Having the readout electronics (or its most sensitive parts) compact enough it would be possible to locate it directly above each pixel (readout electronics layout area should be close to pixel junction area) and to connect them together by W-plugs. In such a solution, the detecting junction would be utilized to shield the sensitive readout electronics from HV influence, to get rid of back-gate effect. To provide effective shielding, detecting junctions have



to stimulate the circuit with square wave of several mV amplitude. Input signal from the divider is fed to the charge amplifier build on the PMOS differential pair (better 1/f noise parameters of P-type transistors) with voltage type parallel feedback based on two FETs. The gate of one of them working as resistor can be disconnected from the feedback loop and externally controlled using dedicated test signals. Such an option was introduced to enable the external change of circuit parameters. Next, the charge signal converted within the charge amplifier into the voltage pulse is passed to the shaper, which role is to transform it to the exponential form. It is done by the high side and low side bandwidth limitations. The shaper is designed in differential pair topology with voltage type resistive parallel feedback provided by long-channel PMOS ( $w=3.6\mu\text{m}$   $l=10\mu\text{m}$ ). In a similar way as in charge amplifier, the non-inverting input is biased with a half of the supply voltage. The frequency response and output pulse parameters are determined by: serial input capacitance, parallel capacitance, feedback loop resistance and parameters of the FET used as amplifier. There is a circuitry built in, similar as in the charge amplifier, which enables the gate of FET in feedback loop to be disconnected and controlled from outside using dedicated test signals. The output buffer has a locking-down possibility, used by logic part of the circuit during processing of the received pulse. The role of subsequent block - the peak detector is to store the maximum (peak) value of the input signal (one coming from the shaper) as DC level until it is read by external circuit. The circuit is designed in differential pair topology with current type output used to control the current mirror charging the "memory" capacitor. The charging current of this cap is proportional to the difference between input voltage and the voltage across cap increased by VGS of the FET used as source follower separating the cap. Hence the cap is charged to the peak value of the input pulse, and the discharge process is possible only through the reset circuit. Another part of peak detector is mono-stable multivibrator, which is triggered by the amplified charging current of the memory cap. The 350ns long output pulse of multivibrator denotes, that there was a charge pulse of at least 1000e level received at the charge amplifier input. The memory capacitor stores the peak value of the signal until reset. The digital block consists of several mono-stable and bi-stable multivibrators which are deployed to provide self-timing synchronization of previously described analog block. The output MEAS\_EN level is changed from L to H approx. 360ns after the peak of the pulse from the shaper has appeared (which corresponds to 1.16  $\mu\text{s}$  since the detecting junction excitation). This change denotes, that there is a DC signal ready for conversion awaiting at the analogue output. Another part of logic is responsible for blocking (locking-down) the signal path after reception of charge signal generated by one particle from being disturbed by signal generated by subsequent one. This functionality is switched by the ENA input - whenever it is high, the output of the shaper is tied below the 100mV which causes that pulses of amplitude below 1.6V are not transferred to the peak detector until reset. Setting ENA input to low disables signal path locking functionality described above.

The DC and transient simulation were performed in test circuit shown in figure 4. Figure 5 presents the results of parametric transient simulation for square pulse at the input with amplitudes of 8,32,56 and 80mV and rise time of 10ns. The relatively high nonlinearity can be observed in this simulation, what is result of the operating point of transistors (small currents) and deployment of FETs as high-value resistors. Another issue is the lack of the linear (e.g. MIM) capacitor in the device set for H035 process. This nonlinearity cannot be eliminated in total by correction of FET's dimensions and operating points, so it was assumed that fine linearity correction will be performed in further stage by software.




Figure 4. Schematic of the test bench used for simulation of single pixel readout circuit

In parallel with development of the circuit itself another effort was spent to extend the functionality of Beta PDK for H035. The complete readout circuit for single pixel was considered to be complicated enough to require the operating layout verification suite as prerequisite, while there was only the first version of DRC available. This work was based on own experiences related to MPW service and PDK for ITE proprietary CMOS process development [3]. At the beginning, the Virtuoso-XL™ (schematic driven layout in Cadence Design Systems toolset) was enabled to speed-up the layout drawing process. In the next stage, the DRC procedures were debugged and modified according to the last available version of Design Manual for H035. Detection of each design rule violation was tested separately in dedicated layout. The most complicated task concerned the LVS procedures (in fact the extraction and comparison procedures). Among two possible device extraction concepts, based on advanced layer processing or on device recognition layers deployment, the first one was used as more flexible and, what's more important, not requiring the parametric cells to be modified. In a brief this method can be described as a series of operation on layers (geometric AND, geometric OR, searching for the butting shapes etc.) which results in all devices to be separated from the layout.




Figure 5. Results of parametric simulation of single pixel readout circuitry for 8,32,56 and 80 mV stimulation amplitude

For example, the channel of MOSFET is found as superposition (geometric AND operation) of active area (hole in LOCOS oxide), proper type of diffusion, polysilicon (gate). The drain and source areas are recognized as superposition of active area with proper type of diffusion, butting to previously defined MOSFET. The next part of extraction procedures deploys the measurement functions to determine the geometric properties of already found devices (like  $w$  and  $l$  of transistor) as relations of its component layers. The comparison rule file contains set of procedures responsible for matching of one cell view (schematic) against another (extracted). One separate procedure is defined for each family of devices having the same specific set of parameter important for comparison (e.g. for all MOSFETS). Besides the comparison procedures the reduction and filtering ones are also usually defined in comparison rule file. The role of the first ones is to replace the set of one type components connected in series or in parallel by its equivalent circuit. This enables layouter to split one device (e.g. capacitor) into pieces to improve the silicon area utilization. Filtering procedures have been used to remove the unnecessary devices from the network. The pins of removed device can be shorted or left open depending on the function of removed component. Typical application of filtering procedures is to get rid of elements used in schematic for simulation purposes (e.g. definition of parasitic device, patch cell). The LVS procedures testing process was performed in two stages. The first of them was to prove the parameter measurement functions within extraction procedures - it utilized some test layouts containing instances of process devices differing one to another with parameters set applied. The second stage was to check the comparison procedures against false positive and false negative type errors, starting with single instances of each type of device. After that, more complicated sets of devices were applied to examine the correctness of reduction rules.

The usefulness of in-house rebuilt PDK was proved in 2012 during layout drawing for the 1-pixel readout circuit. In the time of writing this paper the prototypes are still in production, so it is not possible to publish their measurement results.

### III. THE FIRST ARRAY TEST STRUCTURE

Another stage of the project was development of complete readout circuitry for a simple array. The main goal of this task was to explore the issues related to development of readout for such set of detectors. These matters can be split into two main categories of electrical and layout ones, which will be discussed in the next part of the paper. The fundamental problem encountered in our work was testing of the array readout. In previously presented single pixel readout circuit a capacitive impedance divider was used to connect the charge amplifier input to the input pin to enable laboratory measurements with signal generator. In the case of even small array (in presented work the 8x8 pixels) it is not possible, on the one hand, to connect all the charge amplifier inputs (64) to input pads. And on the other hand, it is not practical to introduce any multiplexing for such small signals. Due to these facts it was decided to create the chip for manufacturing with SHIELD implantation process option, that means with detecting junctions below the BOX.

In proposed solution entire readout circuit is built hierarchically, and the starting point is single pixel readout block, which consists of elements discussed in previous chapter: pixel diode polarization circuit, charge amplifier, shaper, peak detector, digital part (locking down functionality) and two current mirrors. Each row of the array contains 8 single-pixel readout circuits, together with digital multiplexer for MEAS\_EN signal, analog multiplexer for peak detector output and current mirrors providing bias for each pixel. Finally, the array column consist of 8 complete rows, 8-to-1 analog multiplexer with output buffer for peak detector output signal, and current mirror.

#### A. The most important components of array readout circuit

As it was mentioned previously, the array test structure is intended to be manufactured in full process option with detecting junctions, so some modification was necessary at the very beginning of pixel readout circuit. All detecting junctions share the n-type handling wafer as common cathode and their anodes (made of P-type SHIELD implantation below the BOX) are contacted using W-plugs with the charge amplifier located in device layer directly above the junction. The detecting junction anodes are kept at the voltage approx. 1.5V by a simple bias circuits, while common cathode will be biased with the high positive voltage (30-50V). The input of charge amplifiers are connected directly to detector anodes, this DC coupling and the feedback allows the circuit to operate with detector dark currents to 5-10nA. It is important in the case of radiation induced defects during exploitation of detectors. As another modification, a two-stage voltage amplifier was added to increase the sensitivity of charge amplifier (MEAS\_EN is signaled for the input charge lower than 1000e). Some modifications was introduced within the

shaper circuit – in the new version it features 3 independent reset inputs – one of them is used to reset this block together with detector and digital part, second one is used for resetting the shaper only, third one is utilized by locking-down functionality. The next blocks within the circuitry – a peak detector, analog buffer and digital part are left unchanged in respect to the single pixel readout circuit. In a single row of the array the MEAS\_EN signals are grouped within the 8-bit long vector. Desired row is selected and connected to the output via 8-to-1 multiplexers controlled by 3 LSBs of address signal. This solution – parallel access to all sensors from chosen row enables the fast checking of particle presence via simple logical OR operation on each 8-bit word of MEAS\_EN signals. When an excitation of detecting junction is signaled (corresponding bit in MEAS\_EN vector is set), the analog signal from desired peak detector is fed to the output via two levels of analog multiplexers addressed by 3 bits (row) + 3 bits (column) address. The analog multiplexers are built in common 4-2-1 hierarchy but have non-typical internal architecture because of the split source topology of FETs in H035 process. In this topology the transistor source is permanently connected with body contact, that makes the drain and source not permutable. Hence, the typical transmission gate architecture based on two transistors cannot be used and has to be replaced by more complicated one (4 transistors, two for each type connected in opposite direction). Hierarchical schematic of entire array is shown in figure 6.




Figure 6. Schematic of the readout circuit for 8x8 detector array

Figure 7 presents test circuit used for simulation of entire array. The detecting junctions for all pixels were replaced with current sources generating square pulse of 10ns period, in parallel with 50fF capacitor. In figure 8 a simulation of diagonally stimulated array is presented: 8-bit long information vector (MEAS\_EN) is output from subsequent columns. The high state of a bit within MEAS\_EN vector informs, that corresponding detector cell (pixel) was stimulated by a particle. Hence, in diagonally stimulated array MEAS\_EN vectors from subsequent columns contains “1” at subsequent bit positions corresponding to array rows. Complete operation of array readout – sending out the analog information from stimulated pixel is shown in figure 9. The energies of stimulating particles were chosen to cause alternately the 1000e and 8000e charge pulses in stimulated cells.




Figure 7. Schematic of testbench for 8x8 detector array




Figure 8. Simulation of readout operation for diagonally stimulated array




Figure 9. Simulation of readout operation from analog output of diagonally stimulated array

Another important issue was floorplanning and layout drawing for array test structure. As it was mentioned, charge amplifier cells have to be placed directly above detecting junctions. Hence the shape and area of charge amplifier is

restricted to be as square as possible and have the linear dimensions close to 50 $\mu$ m, what results in detector row (8 amplifiers above 8 junctions plus interconnections) of 560 x 60  $\mu$ m dimensions. On the other hand, the readout electronics for one detector row (whole circuitry aside from charge amplifiers) has linear dimensions of 2018 x 410  $\mu$ m. Such a misfit is also an issue in the research on integrating another types of detectors with readout – the THz detectors based on NMOS transistors, and also requires special solutions to be used in layout. In described case it was decided to place the odd rows of readout electronics on the left side of detector array and the even rows on the right one, and to add vertical offset to detectors array. In this way the interconnection path length between charge amplifier and the rest of electronics were roughly balanced. Simplified view of proposed solution is presented in figure 10 .




Figure 10. Simplified view of detectors and readout block floorplan

The area separating detector array from the readout electronics at its left and right side was filled with vertical paths providing common signals for: two pairs of supply and ground, separate for analog and digital part, three LSBs of address, four MEAS\_EN outputs, four analogue outputs, for bias current inputs and three control signals. Some components of the circuit, which are used as single instance, rather than a part of readout electronic rows are placed in the area below detectors array. The most important among them are analog multiplexer and analog buffer (operational amplifier), digital buffers (set of inverters) and current mirror. The rest of empty area was filled with two large capacitors used for supply filtering.

Due to relatively large layout dimensions resulting in long supply lines within the ring, additional ESD structures (supply voltage clamp) were distributed around the IC. Figure 11 presents layout of entire chip, while figure 12 shows some part of interconnection area to give the knowledge about its level of complication.




Figure 11. Layout of simple array readout teststructure




Figure 12. Layout detail – some part of interconnection area

#### IV. CONCLUSIONS

Two advanced readout circuit integrated on-chip with ionizing radiations detectors were developed basing on non-typical silicon process provided by IMS Duisburg.

#### ACKNOWLEDGMENT

This work was partially supported by the National Centre for Research and Development within the project THzOnLine PBS1/A9/11/2012 (Multi-pixel detector for THz radiation based on selective MOS transistors and its application in biology, medicine and security systems).

The authors wish to express their gratitude to IMS Duisburg for ability of using the MPW service of this Institute

#### REFERENCES

- [1] Niemiec H., Bulgheroni A., Caccia M., Grabiec P., Grodner M., Jastrzab M., Kucewicz W., Kucharski K., Kuta S., Marczewski J., Sapor M., Tomaszewski D.: "Monolithic Active Pixel Sensor Realized in SOI Technology - Concept and Verification", *Microelectronics & Reliability*, vol. 45, No. 7-8, pp. 1202-1207 (2005)
- [2] Kucewicz W., Grabiec P., Kucharski K., Marczewski J., Maziarz W., Niemiec H., Ruddell F.H., Sapor M., Tomaszewski D.: "Development of Monolithic Active Pixel Sensor in SOI Technology Fabricated on the Wafer with Thick Device Layer", *Proceedings of the 2008 IEEE Nuclear Science Symposium and Medical Imaging Conference and 16th International Workshop on Room Temperature Semiconductor*, Dresden, Germany, 19-25 Oct.2008, IEEE, 2008
- [3] D. Obrębski, K. Kucharski, M. Grodner, A. Kokoszka, A. Malinowski, J. Lesiński, D. Tomaszewski, J. Malesińska, "Development of MPW Service for Academies Based on ITE Proprietary CMOS Process" *Proceedings of MIXDES 2007*, pp. 69-73, June 2007